



Fig. 1




Fig. 2




Fig. 3A




Fig. 3B

329




Fig. 3C




Fig. 3D

The diagram shows a system 409 represented by a large rectangle. On the left, an input 401 (four horizontal arrows) enters a processing block 400 (an oval). The output of 400 is 402 (a wavy line). On the right, three horizontal arrows labeled 403, 404, and 405 exit the system. These arrows are labeled with text: 403 is 'fails(o..n)', 404 is 'harvest(o..m)', and 405 is 'count(o..q)'. On the far right, three horizontal arrows labeled 406, 407, and 408 are shown. Arrows 406 and 407 are grouped by a bracket 408. Arrow 407 is labeled with a bracket 407.

Fig. 4A




Fig. 4B

ENTITY FXUCHK IS

```

    PORT(  S_IN      :  IN std_ulogic;
           Q_IN      :  IN std_ulogic;
           R_IN      :  IN std_ulogic;
           clock      :  IN std_ulogic;
           fails      :  OUT std_ulogic_vector(0 to 1);
           counts     :  OUT std_ulogic_vector(0 to 2);
           harvests   :  OUT std_ulogic_vector(0 to 1);
    );

```

450

452 { --!! BEGIN
--!! Design Entity: FXU;

453 { --!! Inputs
--!! S_IN => B.C.S;
--!! Q_IN => A.Q;
--!! R_IN => R;
--!! CLOCK => clock;
--!! End Inputs

454 { --!! Fail Outputs;
--!! 0 : "Fail message for failure event 0";
--!! 1 : "Fail message for failure event 1";
--!! End Fail Outputs;

455 { --!! Count Outputs;
--!! 0 : <event0> clock;
--!! 1 : <event1> clock;
--!! 2 : <event2> clock;
--!! End Count Outputs;

456 { --!! Harvest Outputs;
--!! 0 : "Message for harvest event 0";
--!! 1 : "Message for harvest event 1";
--!! End Harvest Outputs;

457 { --!! End;

451

440

ARCHITECTURE example of FXUCHK IS

BEGIN

... HDL code for entity body section ...

END;

458

Fig. 4C




Fig. 4D




Fig. 4E




Fig. 5B





Fig. 6A




Fig. 6B




Fig. 7

entity Fsm: Fsm

850




FIG. 8A
(Prior Art)

entity Fsm IS

PORT (

.... ports for entity Fsm

);

ARCHITECTURE Fsm of Fsm IS

BEGIN

.... HDL code for Fsm and rest of the entity ...

Fsm_state(0 to 2) <= ... signal 801

```
853 E --!! Embedded Fsm : exampleFsm;
859 E --!! clock          : (Fsm_clock);
854 E --!! state_vector   : (Fsm_state(0 to 2));
855 E --!! states vector    : (s0, s1, s2, s3, s4);
856 E --!! state_encoding : ('000', '001', '010', '011', '100');
857 E --!! arcs           : (s0 => s0, s0 => s1, s0 => s2,
                        s1 => s2, s1 => s3, s2 => s2,
                        s2 => s3, s3 => s4, s4 => s0);
858 E --!! end Fsm;
```

852

86

END;

FIG. 8B

Handwritten signature

entity FSM:FSM

850





FIG. 9

TOP:TOP

X:Y \rightarrow 1010a


X:Y



1012a

\rightarrow 1014a

Z:Z




1016a

1018a

X:Y \rightarrow 1010b


X:Y



1012b

\rightarrow 1014b

Z:Z




1016b

1018b


X:Y \rightarrow 1020

X:Y



1022

Z:Z



1016c

1018c

\rightarrow 1000

10303

10323

10343

10363

<instantiation identifier>, <instrumentation entity name>, <design entity name>, <event name>

FIG 10B




FIG 10C





FIG. 10D

<instantiation identifier>, <design entity name>, <event name>

0511 561130

top:top



100

Fig. 11A

```

--!! inputs
--!! event_1108_in <= C.[B2.count.event_1108]; 1165
--!! event_1124_in <= A.B.[B1.count.event_1124]; 1162
--!! end inputs 1164

```

FIG. 11B

```

--!! inputs
--!! event_1108_in <= C.[count.event_1108]; 1171
--!! event_1124_in <= B.[count.event_1124]; 1172
--!! end inputs

```

FIG. 11C

X:X




FIG. 12A

5-17-11

Entity X IS

PORT (
;
);

ARCHITECTURE example OF X IS

BEGIN

...HDL CODE FOR X....

Y:Y
PORT MAP (
);

1221

A <= ...
B <= ...
C <= ...

1222

--!! [count, countname ϕ , clock] <= Y.P; } 1230
--!! Q <= Y.[B].count.count1 AND A; } 1232
--!! [fail, failname ϕ , "fail msg"] <= Q XOR B; } 1234
--!! [harvest, harvestname ϕ , "harvest msg"] <= B AND C; } 1236

1233

END

FIG. 12B




FIG. 13A




FIG 13B

ENTITY OVR IS

PORT(R_IN : IN std_logic_vector(0..4);

... other ports as required ...

R_OV : OUT std_logic_vector(0..4);
RT : OUT std_logic

-- !! BEGIN

-- !! Design Entity: FOO;

-- !! inputs (total)
-- !! R_IN => { R(0..4) }
-- !! : other ports as needed

-- !! END INPUTS

-- !! OUTPUTS

-- !! <R-OVERRIDE>: R_OV(0..4) => R(0..4) [RT];
-- !! END OUTPUTS

-- !! END

ARCHITECTURE example of OVR IS

BEGIN

... HDL code for entity body section ...

END

FIG. 13C

ENTITY Foo IS

PORT (
);

ARCHITECTURE example of Foo IS

BEGIN

--
--
--

R <= ----

--
--

--!! R_IN <= R;

--!! R_OV(0..4) <= ----;

--!! RT <= ----;

--!! [Override, R_OVERRIDE, R(0..4), RT] <= R_OV(0..4);

1380 {


1381

1382

1383

384

FIG. 13D



ENTITY DET IS

```
PORT ( A : IN std_logic;
       B : IN std_logic_vector(0 to 5);
       C : IN std_logic;
       D : IN std_logic;
```

```
      event_x : OUT std_logic_vector(0 to 2);
      x_here : OUT std_logic;
```

```
);
```

```
-- !! BEGIN
-- !! Design Entity : LUT;
```

```
-- !! INPUTS
```

```
-- !! A => A;
```

```
-- !! B => P.Q.B;
```

```
-- !! C => A.C;
```

```
-- !! D => D;
```

```
-- !! END INPUTS
```

```
-- !! DETECTIONS
```

```
-- !! <event_x>: event_x(0 to 2) [x_here];
```

```
-- !! END DETECTIONS
```

```
-- !! END
```

ARCHITECTURE example OF DET IS

BEGIN

... HDL code ...

END;

FIG. 142